

WHAT WE CLAIM ARE:

1. A semiconductor device comprising:

a semiconductor substrate having current input/output regions via which current flows;

5 a first insulating film formed on said semiconductor substrate and having a gate electrode opening; and

10 a mushroom gate electrode structure formed on said semiconductor substrate via the gate electrode opening, said mushroom gate electrode structure having a stem and a head formed on the stem, the stem having a limited size on said semiconductor substrate along a current direction and having a forward taper shape upwardly and monotonically increasing the size along the current direction, the head having a size expanded stepwise along the current direction, and the stem contacting said semiconductor substrate in the gate electrode opening and riding said first insulating film near at a position of at least one of opposite ends of  
15 the stem along the current direction.

2. The semiconductor device according to claim 1, wherein the stem of said mushroom gate electrode structure has a structure that the stem rides on said first insulating film near at positions of the opposite ends of the stem along the current  
20 direction, and the stem has a forward taper shape generally symmetric relative to the current direction.

3. The semiconductor device according to claim 1, wherein the stem of said mushroom gate electrode structure has a structure that the stem rides on said first  
25 insulating film near at a position of one of the opposite ends of the stem along the current direction, and the stem has a larger forward taper on the side of the one

opposite end.

4. The semiconductor device according to claim 1, wherein said mushroom gate electrode structure includes a lowest layer made of a second insulating film and an upper conducting layer formed on the lowest layer.

5. The semiconductor device according to claim 4, wherein the second insulating film is made of titanium oxide.

10 6. A semiconductor device comprising:

a semiconductor substrate having a plurality of transistor regions;

and

a plurality of mushroom gate electrode structures formed on said semiconductor substrate in the plurality of transistor regions, said mushroom gate electrode structure having a stem and a head formed on the stem, the stem having a limited size on said semiconductor substrate along a current direction, and the head having a size expanded stepwise along the current direction,

wherein at least some of said mushroom gate electrode structures have each a taper shape upwardly and monotonically increasing a size along the current direction, and the taper shapes have different angles in different transistor regions.

7. A semiconductor device comprising:

a semiconductor substrate having a plurality of transistor regions;

25 and

a plurality of mushroom gate electrode structures formed on said

semiconductor substrate in the plurality of transistor regions by using a same layer, said mushroom gate electrode structure having a stem and a head formed on the stem, the stem having a limited size on said semiconductor substrate along one direction, and the head having a size expanded stepwise along the one direction,

5                    wherein ones of said mushroom gate electrode structures have each the stem of a taper shape upwardly and monotonically increasing a size along the one direction, and the others of said mushroom gate electrode structures have each the stem having generally vertical side walls defining the size along the one direction.

10

8. A semiconductor device comprising:

                    a semiconductor substrate having current input/output regions via which current flows; and

                    a mushroom gate electrode structure formed on said semiconductor  
15    substrate between the current input/output regions, said mushroom gate electrode structure having a lower stem, an upper stem formed on the lower stem, and a head formed on the upper stem, the lower stem having a relatively small forward taper along a current direction, the upper stem having a relatively large forward taper, and the head having a size expanded stepwise along the current direction.

20

9. A semiconductor device comprising:

                    a semiconductor substrate having current input/output regions via which current flows; and

                    a mushroom gate electrode structure having a gate electrode  
25    insulating layer formed on said semiconductor substrate between the pair of current input/output regions, a metal stem and a metal head formed on the metal

stem, the metal stem formed on the gate electrode insulating layer in an area retarded from opposite ends of the gate electrode insulating layer, the metal stem having a forward taper shape upwardly and monotonically increasing a size along a current direction, the metal head having a size expanded stepwise along the  
5 current direction.

10. The semiconductor device according to claim 9, wherein the gate electrode insulting film is made of titanium oxide.

- 10 11. A method of manufacturing a semiconductor device, comprising the steps of:
- (a) preparing a semiconductor substrate having current input/output regions;
  - (b) forming an insulating layer on the semiconductor substrate;
  - (c) forming a resist laminate on the insulating layer;
  - 15 (d) forming an upper opening through an upper region of the resist laminate, the upper opening having a laterally broadening middle space;
  - (e) forming a lower opening through a lower region of the resist laminate, the lower opening communicating the upper opening, having a limited size along a current direction, and having generally vertical side walls;
  - 20 (f) etching the insulating layer exposed in the lower opening;
  - (g) performing a heat treatment of the resist laminate to deform the side walls of the lower opening so that at least one of opposite ends of the lower region at the lower opening is retarded from a corresponding end of the insulating layer and that the lower opening has a forward taper shape upwardly and
  - 25 monotonically increasing a size of the lower opening along the current direction;
  - and

(h) filling a gate electrode stem in the lower opening and forming a head in the upper opening, the head having an expanded size along the current direction.

5 12. The method of manufacturing a semiconductor device according to claim 11, wherein the heat treatment in said step (g) is performed at a temperature lower than a glass transition temperature of the lower region of the resist laminate.

10 13. The method of manufacturing a semiconductor device according to claim 11, wherein the heat treatment in said step (g) makes the opposite side walls of the lower opening along the current direction have a generally symmetric taper shape and be retarded from opposite ends of the insulating layer.

15 14. The method of manufacturing a semiconductor device according to claim 11, further comprising the step of (i) applying an energy beam to at least one of a pair of regions of the lower region of the resist laminate near the lower opening or a region where the lower opening is formed, wherein the heat treatment of said step (g) forms different taper shapes between a region where the energy beam is applied and a region where the energy beam is not applied.

20

15. A method of manufacturing a semiconductor device, comprising the steps of:

(a) preparing a semiconductor substrate having a plurality of element regions;

(b) forming a resist laminate on the semiconductor substrate;

25 (c) applying an energy beam to an upper region of said resist laminate for defining an upper opening in each of said plurality of element regions,

and applying an energy beam to a lower region of said resist laminate in at least part of said plurality of element regions at a dose depending on the element region;

(d) forming the upper opening through the upper region of the resist laminate in each of the plurality of element regions, the upper opening having a  
5 laterally broadened middle space;

(e) forming a lower opening through the lower region of the resist laminate in each of the element regions, the lower opening communicating the upper opening, having a limited size along a first direction, and having generally vertical side walls;

10 (f) performing a heat treatment of the resist laminate to deform the side walls of the lower opening in at least some of the element regions in accordance with doses so that the lower opening has a taper shape upwardly and monotonically increasing a size of the lower opening along the first direction; and

(g) filling a conductive stem in the lower opening and forming a head  
15 in the upper opening, the head having an expanded size along the first direction.

16.) A method of manufacturing a semiconductor device, comprising the steps of:

(a) preparing a semiconductor substrate having a plurality of element regions;

20 (b) forming a resist laminate on the semiconductor substrate;

(c) forming an upper opening through an upper region of the resist laminate in each of the plurality of element regions, the upper opening having a laterally broadening middle space;

(d) applying an energy beam to a lower region of the resist laminate  
25 in at least some of the element regions at a dose corresponding to each element region;

(e) forming a lower opening through the lower region of the resist laminate in each of the element regions, the lower opening communicating the upper opening, having a limited size along a first direction, and having generally vertical side walls;

5 (f) performing a heat treatment of the resist laminate to deform the side walls of the lower opening in at least some of the element regions in accordance with doses so that the lower opening has a taper shape upwardly and monotonically increasing a size of the lower opening along the first direction; and

(g) filling a conductive stem in the lower opening and forming a head  
10 in the upper opening, the head having an expanded size along the first direction.

17. The method of manufacturing a semiconductor device according to claim 16, wherein said step (d) applies an energy beam at different doses for different element regions, said step (f) forms the side walls of the lower openings having  
15 different taper angles, and said step (g) forms mushroom gate electrodes.

18. A method of manufacturing a semiconductor device, comprising the steps of:

(a) preparing a semiconductor substrate having current input/output regions;

20 (b) forming a first resist layer on the semiconductor substrate and baking the first resist layer at a first temperature;

(c) forming a second resist layer on the first resist layer and baking the second resist layer at a second temperature lower than the first temperature;

(d) forming an upper resist structure on the second resist layer, the  
25 upper resist structure having an upper opening having a laterally broadening middle space;

(e) forming a lower opening through the first and second resist layers, the lower opening communicating the upper opening, having a limited size along a current direction, and having generally vertical side walls;

(f) performing a heat treatment on the semiconductor substrate at a  
5 third temperature to give a relatively small forward taper to the first resist layer and a relatively large forward taper to the second resist layer; and

(g) filling a gate electrode stem in the lower opening and forming a head in the upper opening to form a mushroom gate electrode, the head having an expanded size along the current direction.

10

19. The method of manufacturing a semiconductor device according to claim 18, wherein the first and second temperatures are set lower than a glass transition temperature of the first resist layer.

15 20. A method of manufacturing a semiconductor device, comprising the steps of:

(a) preparing a semiconductor substrate having current input/output regions;

(b) forming a resist laminate on the semiconductor substrate, the resist laminate having a lower region and an upper region;

20 (c) forming an upper opening through the upper region of the resist laminate, the upper opening having a laterally broadening middle space;

(d) forming a lower opening through the lower region of the resist laminate, the lower opening communicating the upper opening, having a limited size along a current direction, and having generally vertical side walls;

25 (e) vapor-depositing a gate electrode insulating layer on a bottom of the lower opening from an upper side of the semiconductor substrate;



(f) performing a heat treatment on the resist laminate to deform the side walls of the lower opening so that opposite ends of the lower opening along the current direction ride opposite ends of the gate electrode insulating layer and that the lower opening has a forward taper shape upwardly and monotonically increasing a size of the lower opening along the current direction; and

(g) vapor-depositing a metal layer into the upper and lower openings from an upper side of the semiconductor substrate to fill a gate electrode stem in the lower opening, the gate electrode stem having a bottom area inside an upper surface area of the gate electrode insulating layer, and to form a head in the upper opening to thereby form a mushroom gate electrode, the head having an expanded size along the current direction.

21. The method of manufacturing a semiconductor device according to claim 20, wherein the gate electrode insulating film is made of titanium oxide.

15